Computer Organization & Architecture for GTU 24 Course (IV - CE/CSE/IT/CSE(AI&ML)/I&CT - BE04000251)

Rs. 695.00
Tax included. Shipping calculated at checkout.

Syllabus Computer Organization and Architecture - (BE04000251) Total Credits = TH/30 Assessment Pattern and Marks Total Marks Theory Tutorial / Practical ESE(E) PA(M) PA(I) PBL(I) ESE (V) 03 70 30 20 30 50 200 Unit No. Content 1 Structure of Computers : Computer types, Functional units, Basic operational concepts, Von Neumann Architecture, Bus Structures, Software, Performance, Multiprocessors and Multicomputer, Data representation, Fixed and Floating point, Error detection and correction codes. (Chapter - 1) 2 Register Transfer and Micro-operations : Register Transfer language, Register Transfer, Bus and Memory Transfers (Three-State Bus Buffers, Memory Transfer), Arithmetic Micro Operations, Logic Micro-Operations, Shift Micro-Operations, Arithmetic logical shift unit. (Chapter - 2) 3 Basic Computer Organization and Design Instruction codes, Computer registers, computer instructions, Timing and Control, Instruction cycle, Memory-Reference Instructions, Input-output and interrupt, Complete computer description, Design of Basic computer, Design of Accumulator Unit. (Chapter - 3) 4 Assembly Language Programming Introduction, Machine Language, Assembly Language Programming : Arithmetic and logic operations, looping constructs, Subroutines, I-O Programming. (Chapter - 4) 5 Micro programmed Control Organization : Control Memory, Address sequencing, Micro program example, Design of Control Unit. (Chapter - 5) 6 Central Processing Unit Introduction, General Register Organization, Stack Organization, Instruction format, Addressing Modes, Data transfer and manipulation, Program control, Reduced Instruction Set Computer (RISC) & Complex Instruction Set Computer (CISC). (Chapter - 6) 7 Pipeline And Vector Processing Flynn's taxonomy, Parallel Processing, Pipelining, Arithmetic Pipeline, Instruction, Pipeline, RISC Pipeline, Vector Processing, Array Processors. (Chapter - 7) 8 Input-Output Organization Input-Output Interface, Asynchronous Data Transfer, Modes Of Transfer, Priority Interrupt, DMA, Input-Output Processor (IOP), CPUIOP Communication, Serial communication. (Chapter - 8) 9 Memory Organization Memory Hierarchy, Main Memory, Auxiliary Memory, Associative Memory, Cache Memory, Virtual Memory. (Chapter - 9) 10 Computer Arithmetic Introduction, Addition and subtraction, Multiplication Algorithms (Booth Multiplication Algorithm), Division Algorithms, Floating Point Arithmetic operations, Decimal Arithmetic Unit. (Chapter - 10) 11 Multiprocessors Characteristics of Multiprocessors, Interconnection Structures, Inter-processor Arbitration, Inter-processor Communication and Synchronization, Cache Coherence, Shared Memory Multiprocessors. (Chapter - 11)

Pickup available at Amit Warehouse

Usually ready in 1 hour

Check availability at other stores
Pages: 592 Edition: 2026 Vendors: Technical Publications