Microprocessor for SPPU 19 Course (SE - IV - Comp. - 210254) (Decode) (END SEM)

Rs. 85.00
Tax included. Shipping calculated at checkout.

Syllabus Microprocessor - (210254) Credit Scheme Examination Scheme and Marks 03 End_Semester (TH) : 70 Marks Unit III Memory Management Global Descriptor Table, Local Descriptor Table, Interrupt Descriptor Table, GDTR, LDTR, IDTR. Formats of Descriptors and Selector, Segment Translation, Page Translation, Combining Segment and Page Translation. (Chapter - 4) Unit IV Protection Need of Protection, Overview of 80386DX Protection Mechanisms : Protection rings and levels, Privileged Instructions, Concept of DPL, CPL, RPL, EPL. Inter privilege level transfers using Call gates, Conforming code segment, Privilege levels and stacks. Page Level Protection, Combining Segment and Page Level Protection. (Chapter - 5) Unit V Multitasking and Virtual 8086 Mode Multitasking - Task State Segment, TSS Descriptor, Task Register, Task Gate Descriptor, Task Switching, Task Linking, Task Address Space. Virtual Mode - Features, Memory management in Virtual Mode , Entering and leaving Virtual mode. (Chapters - 6, 7) Unit VI Interrupts, Exceptions, and Introduction to Microcontrollers Interrupts and Exceptions : Identifying Interrupts, Enabling and Disabling Interrupts, Priority among Simultaneous Interrupts and Exceptions, Interrupt Descriptor Table (IDT), IDT Descriptors, Interrupt Tasks and Interrupt Procedures, Error Code, and Exception Conditions. Introduction to Microcontrollers : Architecture of typical Microcontroller, Difference between Microprocessor and Microcontroller, Characteristics of microcontrollers, Application of Microcontrollers. (Chapters - 8, 9)

Pickup available at Nashik Warehouse

Usually ready in 24 hours

Check availability at other stores
Pages: 96 Edition: 2024 Vendors: Technical Publications