Digital Circuits for SPPU 19 Course (SE - III - E&Tc/ELEX. - 204182)

Rs. 360.00
Tax included. Shipping calculated at checkout.

Unit I Digital Logic Families Classification and Characteristics of digital Logic Families : Speed, power dissipation, figure of merit, fan in, fan out, current, voltage, noise immunity, operating temperatures and power supply requirements. TTL logic. Operation of TTL NAND gate, active pull up, wired AND, open collector output, unconnected inputs. Tri-State logic. CMOS logic : CMOS inverter, NAND, NOR gates, unconnected inputs, wired logic, open drain output. Interfacing CMOS and TTL, Data sheet specifications. (Chapter - 1) Unit II Combinational Logic Design Definition of combinational logic, canonical forms, Standard representations for logic functions, K-map representation of logic functions (SOP and POS forms), minimization of logical functions for min-terms and max-terms (upto 4 variables), don’t care conditions, Design Examples : Arithmetic Circuits, BCD to 7 segment decoder, Code converters. Introduction to Quine- McCluskey method, Quine McCluskey using don’t care terms, Reduced prime implicants Tables. (Chapter - 2) Unit III Combinational Circuits Adders and their use as subtractor, Look ahead carry, ALU, Digital comparator, Parity generators/checkers, Multiplexers and their use in combinational logic designs, Multiplexer trees, De-multiplexers and their use in combinational logic designs, Decoders, Demultiplexer trees. (Chapter - 3) Unit IV Sequential Logic Design Bit memory cell, Clocked SR, JK, MS J-K flip flop, D and T flip-flops. Use of preset and clear terminals, Hold and setup time and metastability. Excitation table for flip flop, Conversion of flip flops, Typical data sheet specifications of flip flop application of flip flops. Registers, Shift registers, Counters (ring counters, twisted ring counters), Ripple counters, Mod-n counters, Up/down counters, Synchronous counters, Lock out, Clock skew, Clock jitter, Effect on synchronous designs, Sequence generators. (Chapters - 4, 5, 6) Unit V State Machines Basic design steps - State diagram, State table, State reduction, State assignment, Mealy and Moore machines representation, Implementation, Finite state machine implementation, Sequence detector, Introduction to algorithmic state machines - Construction of ASM chart and realization for sequential circuits. (Chapters - 7, 8) Unit VI Programmable Logic Devices Programmable logic devices : Detail architecture, Study of PROM, PAL, PLA, General architecture, Features and typical specifications of FPGA and CPLD. Semiconductor memories : Memory organization and operation, Expanding memory size, Classification and characteristics of memories, RAM, ROM, EPROM, EEPROM, NVRAM, SRAM and DRAM. Designing combinational circuits using PLDs. (Chapters - 9, 10)

Pickup available at Nashik Warehouse

Usually ready in 24 hours

Check availability at other stores
Pages: 144 Edition: 2023 Vendors: Technical Publications