Logic Design & Computer Organization IN SEM for SPPU 19 Course (SE - III - IT - 214442)

Rs. 370.00
Tax included. Shipping calculated at checkout.

Unit I Introduction to Digital Electronics Digital Logic families : Digital IC Characteristics; TTL : Standard TTL characteristics, Operation of TTL NAND gate; CMOS : Standard CMOS characteristics, operation of CMOS NAND gate; Comparison of TTL & CMOS. Signed Binary number representation and Arithmetic : Sign Magnitude, 1’s complement & 2’s complement representation, unsigned Binary arithmetic (addition, subtraction, multiplication, and division), subtraction using 2’s complement; IEEE Standard 754 Floating point number representations. Codes : Binary , BCD, octal , hexadecimal , Excess-3 , Gray code & their conversions Logic minimization : Representation of logic functions : logic statement, truth table, SOP form, POS form; Simplification of logical functions using K-Maps up to 4 variables. (Chapters - 1,2,3) Unit II Combinational Logic Design Design using SSI chips : Code converters, Half- Adder, Full Adder, Half Subtractor, Full Subtractor, n bit Binary adder. Introduction to MSI chips : Multiplexer (IC 74153), Demultiplexer (IC 74138), Decoder (74238), Encoder (IC 74147), Binary adder (IC 7483). Design using MSI chips : BCD adder & subtractor using IC 7483, Implementation of logic functions using IC 74153 & 74138. (Chapters - 4,5,6) Unit III Sequential Logic Design Introduction to sequential circuits : Difference between combinational circuits and sequential circuits; Memory element - latch & Flip-Flop. Flip - Flops : Logic diagram, truth table & excitation table of SR, JK, D, T flip flops; Conversion from one FF to another, Study of flip flops with regard to asynchronous and synchronous, Preset & Clear, Master Slave configuration; Study of 7474, 7476 flip flop ICs. Application of flip-flops : Counters- asynchronous, synchronous and modulo n.counters, study of 7490 modulus n counter ICs & their applications to implement mod counters; Registers- shift register types (SISO, SIPO, PISO & PIPO) & applications. (Chapters - 7,8,9) Unit IV Computer Organization & Processor Computer organization & computer architecture - Organization, functions and types of computer units - CPU (typical organization, functions, types), memory (Types and their uses in computer), IO (types and functions) and system bus (Address, data & control, Typical control lines, Multiple - Bus Hierarchies); Von Neumann and Harvard architecture; Instruction cycle. Processor : Single bus organization of CPU; ALU (ALU signals, functions & types); Register (types & functions of user visible, control & status registers such as general purpose, address registers, data registers, flags, PC, MAR, MBR, IR) & control unit (control signals & typical organization of hard wired & microprogrammed CU). Micro Operations (fetch, indirect, execute, interrupt) and control signals for these micro operations. (Chapters - 10,11) Unit V Processor Instructions & Processor Enhancements Instruction : Elements of machine instruction; instruction representation (Opcode & mnemonics, Assembly language elements); Instruction Format & 0-1-2-3 address formats, Types of operands, Addressing modes; Instruction types based on operations ( functions & examples of each); Key characteristics of RISC & CISC; Interrupt : its purpose, types, classes & interrupt handling (ISR, multiple interrupts), exceptions; instruction pipelining (operation & speed up). Multiprocessor systems : Taxonomy of Parallel Processor Architectures, two types of MIMD clusters & SMP (organization & benefits) & multicore processor (various Alternatives & advantages Of multicores), typical features of multicore intel core i7. (Chapters - 12,13) Unit VI Memory & Input / Output Systems Memory Systems : Characteristics of Memory Systems, Memory Hierarchy, signals to connect memory to processor, memory read & write cycle, characteristics of semiconductor memory : SRAM, DRAM & ROM, Cache Memory - Principle of Locality, Organization, Mapping functions, write policies, Replace policies, Multilevel Caches, Cache Coherence. Input / Output Systems : I/O Module, Programmed I/O, Interrupt Driven I/O, Direct Memory Access (DMA). (Chapters - 14,15)

Pickup available at Amit Warehouse

Usually ready in 1 hour

Check availability at other stores
Author: [A.P.Godse, Dr.D.A.Godse] Pages: 576 Edition: 2022 Vendors: Technical Publications